A CMOS Down-Conversion MICROMIXER for IEEE ... - IEEE Xplore

Report 0 Downloads 160 Views
A CMOS Down-Conversion MICROMIXER for IEEE 802.11b WLAN Transceivers Baoyong Chi Institute of Microelectronics Tsinghua University Beijing, 100084, China

Bingxue Shi Institute of Microelectronics Tsinghua University Beijing, 100084, China

Abstract- A CMOS down-conversion MICROMIXER for IEEE 802.11b WLAN transceivers is presented. The MICROMIXER is a class-AB single-ended input double balanced mixer with on-chip bias loop. The operating principle of the CMOS MICROMIXER is quantitively discussed and some design insights are given out. The mixer has been implemented in 0.18um CMOS process. The measured results show that the mixer achieves 1.5dB conversion gain, 12.2dB SSB NF, -1.5dBm input P1dB, 4dBm IIP3 with -16dB S11 (2.45GHz RF, 280MHz IF). The mixer draws 5.7mA current from a power supply of 1.8V.

I. INTRODUCTION The down-converter translates the RF input signals into the IF output signals and is one crucial block in wireless receiver front-ends [1-4]. Many novel mixer configurations have been proposed [5-12]. Among them, the MICROMIXER is one important configuration since it could achieve high linearity. The MICROMIXER configuration is first proposed In the original version, the MICROMIXER B. by Gilbert[9]. is a BJT single-ended input double-balanced mixer and works in Class-AB mode. Then, Q. Huang presents an approximate CMOS version of MICROMIXER to solve the single-ended to differential conversion and the input impedance matching problems[10]. Later, the CMOS MICROMIXER is widely utilized to perform the frequency translation[ll-12]. Even though the operating principle of the BJT MICROMIXER is discussed in detail in [9], no quantitive analysis is given out for the CMOS MICROMIXER in the literatures. Since the MOS transistor behaves very differently from the BJT transistor, the detailed discussion for the CMOS MICROMIXER is

meaningful. This paper quantitively discusses the operating principle of the CMOS MICROMIXER, and some design insights are given out. Then, a CMOS down-conversion MICROMIXER for IEEE 802.1 lb WLAN transceivers is presented. The mixer has been implemented in 0.18um CMOS process. The measured results show the mixer achieves high performance and could be applied to IEEE 802.11b WLAN transceivers.

VDD

-

VV 'O

°

VW

M5 M6

M ---

E

I

*MNE

I.

'

,.MR

7

W

e

+I

+I

M |

N

I nput Stage '--------------------------------------------------------------------Fig. 1. The schematic of the CMOS MICROMIXER

Bias-Loop

loop is also shown in Fig. 1 to quantitively analyze the principle of the CMOS MICROMIXER. If the sizes of MN1, MN2, M1, M2 satisfy

(W)MNl

(-)MN2

L

(1)

L

W)

(2)

(L)M1 = L)M2

Based on the current mirror principle and the trans-linearity principle, we could get

II. QUANTITIVE ANALYSIS OF CMOS MICROMIXER

132o

_

+1o

+

V(L)MNl V([)MNl

12o

(L)MMN2 2Io

('L)MN2

_ _

2I

('L)M2

_

___ +__

2I -

(M3

212

V(')M2 V- ('L)M3

From (3) and (4)

The schematic of the CMOS MICROMIXER is shown in Fig. 1. It consists of the input stage, the commutating switches and the output stage (not shown). The input stage is the crucial part of the mixer and converts the input single-ended voltage signal into the differential current signals. The on-chip bias

0-7803-9390-2/06/$20.00 ©2006 IEEE

Zhihua Wang Institute of Microelectronics Tsinghua University Beijing, 100084, China

3762

'1 _ 2 (IL )M2 (1 )VM3

(5)

I niptcretLr lw noteiptnd,te 1 H- Ix H- Iin Ii

(6)

ISCAS 2006

So

Ix -Itn

If

(7)

2Io | V| 2Io ~~~|2It + IS) V/2(I2 + IY) ('L)MN.

Assume I2 -

('L)M.

('L)M2

-

Io

I,

Io

(W/L)M3 A(W/L)MNl (W/L)M2 =K2(W/L)MN2 (W/L)M3 K3 from 8 K2

Assume Ix
dB..1

-4. 17dBm

4. START 10OMHz RBW 1. 0MHz

VBW 1. OMHZ

Conversion Gain(50Q load) SSB NF Input P1dB

Design Goals 7dB for 200Q load 15dB -12dBm

Measured Results 1.5dB

Sl

< -10dB

-16dB 5.7mA x 1.8V 0.18um CMOS 0.83mmn x 0.89Tnm

L11W=IP3 STOP 2. 600GHZ SWP 50. Oms

Power Consumption

Process Die Area

Fig. 5. The IF output spectrum of the presented down-converter

1

-3dBm N/A

0.18um CMOS N/A

12.2dB -1.5dBm

4dBm

REFERENCES [1] F. Behbahani, J.C. Leete, Y. Kishigami, A. Roithmeier, K. Hoshino and

A.A. Abidi, A 2.4-GHz Low-IF Receiver for Wideband WLAN in 0.6IEEE Journal of Solid-State um CMOS-Architecture and Front-End, ,Circuits, vol. 35, no. 12, pp.1908-1916, 2000. 25s [2] M. Steyaert, B. Muer, P. Leroux, M. Borremans and K. Mertens, LowVoltage Low-Power CMOS-RF Transceiver Design, IEEE Transactions E -46 on Microwave Theory and Techniques, vol. 50, no. 1, pp.281-287, 2002. [3] Adiseno, M. Ismail and H. Olsson, A Wide-Band RF Front-End for Multiband Multistandard High-Linearity Low-IF Wireless Receivers, IEEE Journal of Solid-State Circuits, vol. 37, no. 9, pp.1162-1168, 2002. ___________________________________________ -[4] W. Sheng, B. Xia, A. Emira, C. Xin, A. Valero-Lopez, S. Moon and E. Sanchez-Sinencio, A 3-V, 0.35-um CMOS Bluetooth Receiver IC, IEEE 2 4 6 40-la A6 -14 -12, -10 -a 4 -4 42 0 Journal of Solid-State Circuits, vol. 38, no. 1, pp.30-42, 2003. Pin ($fl1 [5] B. Chi and B. Shi, CMOS Mixers for 2.4GHz WLAN Transceivers, Chinese Journal of Semiconductors, vol. 24, no. 5, pp.472-475, 2003. [6] Q. Huang, P. Orsatti and F. Piazza, GSM Transceiver Front-End Circuits Fig. 6. The measured IIP3 of the presented down-converter in 0.25-um CMOS, IEEE J. Solid-State Circuits, vol. 34, no. 3, pp.292303, 1999. [7] M. Goldfarb, E. Balboni and J. Cavey, Even Harmonic Double-Balanced 31.50dBm, the IF output spectrum of the mixer is shown in Active Mixerfor Use in Direct Conversion Receivers, IEEE Journal of Solid-State Circuits, vol. 38, no. 10, pp.1762-1766, 2003. Fig.5. The rejection rate of LO-IF leakage is about -52dB, the T. Yamaji, H. Tanimoto, H. Kokatsu, An I/Q active balanced harmonic [8] rmixer conversion is about 1.5dB with IM2 cancellers and a 45 degree phase shifter, IEEE J. The measured SSB NF is 12.2dB when the IF load is 50Q. Solid-State Circuits, vol. 33, no. 12, pp.2240-2246, 1998. The down-converter has a high linearity, the measured 11P3 is [9] B. Gilbert, The MICROMIXER: A Highly Linear Variant of the Gilbert Mixer Using a Bisymmetric Class-AB Input Stage, IEEE J. of Solid4dBm, which iS shown in Fig.6. State Circuits, vol. 32, no. 9, pp.1412-1423, 1997. Tablel summarizes the measured results of the mixer. From [10] P. Orsatti, F. Piazza, and Q. Huang, A 20-mA-Receive, 55-mA-Transmit, Single-Chip GSM Transceiver in 0.25-um CMOS, IEEE Journal of the Tablel, it could be seen the performance is high due to Circuits, vol. 34, no. 12, pp.1869-1880, 1999. the CMOS MICROMIXER configuration with on-chip bias [11] Solid-State CC. Meng, S.K.Xu, T.H.Wu, M.H.Chao and G.W.Huang, A High loop, which verifies the analysis results in Section 2. The Isolation CMFB Downconversion Micromixer, IEEE MTT-S, IFTU-

down-converter could satisfy the requirement of IEEE 802.1 lb

WLAN transceivers.

V. CONCLUSION

75, pp.A105-AI08, 2003. [12] H.C.Chen, C.C.Meng, and S.S.Lu, 2.4 GHz CMOS Double Balanced Gilbert Cell Micromixer, Microwave and Optical Technology Letters, vol. 28, no. 4, pp.251-253, 2001.

This paper quantitively analyzes the operating principle of the CMOS MICROMIXER, and some design insights are given out. Then, a CMOS down-conversion MICROMIXER for IEEE 802.1 lb WLAN transceivers is presented. The mixer has been implemented in 0.18um CMOS process. The measured results show the mixer achieves high performance and could be applied to IEEE 802.1 lb WLAN transceivers. ACKNOWLEDGMENT

The project is partially supported by the National Natural Science Foundation of China (No. 90407006)

3765