Jumble: A Hardware-in-the-Loop Simulation ... - Semantic Scholar

Jumble: A Hardware-in-the-Loop Simulation System for JHDL David Castells-Rufas, Jordi Carrabina Cephis – Dept. of Microelectronics and Electronic Systems Universistat Autonoma de Barcelona, Spain {david.castells,jordi.carrabina}@uab.es 7

1

1 !

,

&

*( ,

"

"#$ %

&'

!

( '"#$

'"#$ )*+

)6+

, 89

&

,

! (

' $#

8 5: );+

-